

#### Description

The ACE24AC16C is 16,384 bits of serial Electrical Erasable and Programmable Read Only Memory, commonly known as EEPROM. They are organized as 2,048 words of 8 bits (1 byte) each. The devices are fabricated with proprietary advanced CMOS process for low power and low voltage applications. A standard 2-wire serial interface is used to address all read and write functions. Our extended  $V_{CC}$  range (1.7V to 5.5V) devices enables wide spectrum of applications.

#### Features

- Low voltage and low power operations: ACE24AC16C:  $V_{CC} = 1.7V$  to 5.5V, Industrial temperature range (-40°C to 85°C).
- 16 bytes page write mode.
- Partial page write operation allowed.
- Internally organized: 2048 × 8 (16K).
- Standard 2-wire bi-directional serial interface.
- Schmitt trigger, filtered inputs for noise protection.
- Self-timed programming cycle (5ms maximum).
- 1 MHz (2.5-5V), 400 kHz (1.7V) Compatibility.
- Automatic erase before write operation.
- Write protect pin for hardware data protection.
- High reliability: typically 1,000,000 cycles endurance.
- 100 years data retention.
- Standard 8-pin DIP/SOP/MSOP/TSSOP/DFN/UDFN/USON and 5-pin SOT-23/TSOT-23 Pb-free packages.


#### **Absolute Maximum Ratings**

Industrial operating temperature	-40°℃ to 85°℃
Storage temperature	-50℃ to 125℃
Input voltage on any pin relative to ground	-0.3V to $V_{cc}$ + 0.3V
Maximum voltage	8V
ESD protection on all pins	>4000V

Notice: Stresses exceed those listed under "Absolute Maximum Rating" may cause permanent damage to the device. Functional operation of the device at conditions beyond those listed in the specification is not guaranteed. Prolonged exposure to extreme conditions may affect device reliability or functionality.




# Packaging Type



## **Pin Configurations**


Pin Name	Function	
SDA	Serial Data Input / Open Drain Output	
SCL	Serial Clock Input	
WP	Write Protect	
VCC	Power Supply	
GND	Ground	
NC	No-Connect	

## **Ordering Information**





# **Block Diagram**



## **Pin Description**

A. SERIAL CLOCK (SCL)

The rising edge of this SCL input is to latch data into the EEPROM device while the falling edge of this clock is to clock data out of the EEPROM device.

B. SERIAL DATA LINE (SDA)

SDA data line is a bi-directional signal for the serial devices. It is an open drain output signal and can be wired- OR with other open-drain output devices.

C. WRITE PROTECT (WP)

The ACE24AC16C devices have a WP pin to protect the whole EEPROM array from programming. Programming operations are allowed if WP pin is left un-connected or input to VIL. Conversely all programming functions are disabled if WP pin is connected to VIH or VCC. Read operations is not affected by the WP pin's input level. If left unconnected, it is internally recognized as VIL. However, due to capacitive coupling that may appear in customer applications, ACE recommends always connecting the WP pin to a known state. When using a pull-up or pull-down resistor, ACE recommends using 10k $\Omega$  or less.



### **Memory Organization**

The ACE24AC16C devices have 128 pages. Since each page has 16 bytes, random word addressing to ACE24AC16C will require 11 bits data word addresses.

#### **Device Operation**

A. SERIAL CLOCK AND DATA TRANSITIONS

The SDA pin is typically pulled to high by an external resistor. Data is allowed to change only when Serial clock SCL is at  $V_{IL}$ . Any SDA signal transition may interpret as either a START or STOP condition as described below.

B. START CONDITION

With SCL  $\ge$  V<sub>IH</sub>, a SDA transition from high to low is interpreted as a START condition. All valid commands must begin with a START condition.

C. STOP CONDITION

With SCL  $\ge V_{IH}$ , a SDA transition from low to high is interpreted as a STOP condition. All valid read or write commands end with a STOP condition. The device goes into the STANDBY mode if it is after a read command. A STOP condition after page or byte write command will trigger the chip into the STANDBY mode after the self- timed internal programming finish.

D. ACKNOWLEDGE

The 2-wire protocol transmits address and data to and from the EEPROM in 8bit words. The EEPROM acknowledges the data or address by outputting a "0" after receiving each word. The ACKNOWLEDGE signal occurs on the 9th serial clock after each word.

E. STANDBY MODE

The EEPROM goes into low power STANDBY mode after a fresh power up, after receiving a STOP bit in read mode, or after completing a self-time internal programming operation.

#### F. SOFT RESET

After an interruption in protocol power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Creat a START condition,
- 2. Clock eighteen data bits "1",
- 3. Creat a start condition as SDA is high.






Figure 1: Timing diagram for start and stop conditions




Figure 2: Timing diagram for output acknowledge



#### **Device Addressing**

The 2-wire serial bus protocol mandates an 8 bits device address word after a START bit condition to invoke valid read or write command. The first four most significant bits of the device address must be 1010, which is common to all serial EEPROM devices. The next bit is device address bit. This device address bit (5<sup>th</sup>) is to match with the external chip select/address pin states. If a match is made, the EEPROM device outputs an ACKNOWLEDGE signal after the 8<sup>th</sup> read/write bit, otherwise the chip will go into STANDBY mode. The last or 8<sup>th</sup> bit is a read/write command bit. If the 8<sup>th</sup> bit is at VIH then the chip goes into read mode. If a "0" is detected, the device enters programming mode. ACE24AC16C does not use any device address bit. Only one ACE24AC16C device can be used on the on 2-wire bus.

#### **Write Operations**

#### (A) Byte Write

A byte write operation starts when a micro-controller sends a START bit condition, follows by a proper EEPROM device address and then a write command. If the device address bits match the chip select address, the EEPROM device will acknowledge at the 9<sup>th</sup> clock cycle. The micro-controller will then send the rest of the lower 8 bits word address. At the 18<sup>th</sup> cycle, the EEPROM will acknowledge the 8-bit address word. The micro- controller will then transmit the 8bit data. Following an ACKNOWLDEGE signal from the EEPROM at the 27<sup>th</sup> clock cycle, the micro-controller will issue a STOP bit. After receiving the STOP bit, the EEPROM will go into a self-timed programming mode during which all external inputs will be disabled. After a programming time of TWC, the byte programming will finish and the EEPROM device will return to the STANDBY mode.

#### (B) Page Write

A page write is similar to a byte write with the exception that one to sixteen bytes can be programmed along the same page or memory row. All ACE24AC16C are organized to have 16 bytes per memory row or page.

With the same write command as the byte write, the micro-controller does not issue a STOP bit after sending the 1<sup>st</sup> byte data and receiving the ACKNOWLEDGE signal from the EEPROM on the 27<sup>th</sup> clock cycle. Instead, it sends out a second 8-bit data word, with the EEPROM acknowledging at the 36<sup>th</sup> cycle. This data sending and EEPROM acknowledging cycle repeats until the micro-controller sends a STOP bit after the n × 9<sup>th</sup> clock cycle. After which the EEPROM device will go into a self-timed partial or full-page programming mode. After the page programming completes after a time of T<sub>WC</sub>, the devices will return to the STANDBY mode.



The least significant 4 bits of the word address (column address) increments internally by one after receiving each data word. The rest of the word address bits (row address) do not change internally, but pointing to a specific memory row or page to be programmed. The first page write data word can be of any column address. Up to 16 data words can be loaded into a page. If more than 16 data words are loaded, the 17<sup>th</sup> data word will be loaded to the 1st data word column address. The 18<sup>th</sup> data word will be loaded to the 2<sup>nd</sup> data word column address and so on. In other word, data word address (column address) will "roll" over the previously loaded data.

#### (C) Acknowledge Polling

ACKNOWLEDGE polling may be used to poll the programming status during a self-timed internal programming. By issuing a valid read or write address command, the EEPROM will not acknowledge at the 9<sup>th</sup> clock cycle if the device is still in the self-timed programming mode. However, if the programming completes and the chip has returned to the STANDBY mode, the device will return a valid ACKNOWLEDGE signal at the 9<sup>th</sup> clock cycle.

### **Read Operations**

The read command is similar to the write command except the 8<sup>th</sup> read/write bit in address word is set to "1". The three read operation modes are described as follows:

#### (A) Current Address Read

The EEPROM internal address word counter maintains the last read or write address plus one if the power supply to the device has not been cut off. To initiate a current address read operation, the micro-controller issues a start bit and a valid device address word with the read/write bit (8<sup>th</sup>) set to "1". The EEPROM will response with an acknowledge signal on the 9<sup>th</sup> serial clock cycle. An 8-bit data word will then be serially clocked out. The internal address word counter will then automatically increase by one. For current address read the micro-controller will not issue an acknowledge signal on the 18<sup>th</sup> clock cycle. The micro-controller issues a valid stop bit after the 18<sup>th</sup> clock cycle to terminate the read operation. The device then returns to standby mode.

#### (B) Sequential Read


The sequential read is very similar to current address read. The micro-controller issues a start bit and a valid device address word with read/write bit (8<sup>th</sup>) set to "1". The EEPROM will response with an acknowledge signal on the 9<sup>th</sup> serial clock cycle. An 8-bit data word will then be serially clocked out. Meanwhile the internally address word counter will then automatically increase by one. Unlike current address read, the micro-controller sends an acknowledge signal on the 18<sup>th</sup> clock cycle signaling the EEPROM device that it wants another byte of data. Upon receiving the acknowledge signal, the EEPROM will serially clocked out an 8-bit data word based on the incremented internal address counter. If the micro-controller needs another data, it sends out an ACKNOWLEDGE signal on the 27<sup>th</sup> clock cycle. Another 8-bit data word will then be serially clocked out.



This sequential read continues as long as the micro-controller sends an acknowledge signal after receiving a new data word. When the internal address counter reaches its maximum valid address, it rolls over to the beginning of the memory array address. Similar to current address read, the micro-controller can terminate the sequential read by not acknowledging the last data word received, but sending a STOP bit afterwards instead.

#### (C) Random Read

Random read is a two-steps process. The first step is to initialize the internal address counter with a target read address using a "dummy write" instruction. The second step is a current address read. To initialize the internal address counter with a target read address, the micro-controller issues a START bit first, follows by a valid device address with the read/write bit (8<sup>th</sup>) set to "0". The EEPROM will then acknowledge. The micro-controller will then send the address word. Again the EEPROM will acknowledge. Instead of sending a valid written data to the EEPROM, the micro-controller performs a current address read instruction to read the data. Note that once a start bit is issued, the EEPROM will reset the internal programming process and continue to execute the new instruction which is to read the current address.










Figure 4: Page Write














#### **Electrical Specifications**

A. Power-Up Requirements

During a power-up sequence, the VCC supplied to the device should monotonically rise from GND to the minimum VCC level, with a slew rate no faster than 0.05 V/µs and no slower than 0.1 V/ms. A decoupling cap should be connected to the VCC PAD which is no smaller than 10nF.

B. Device Reset

To prevent inadvertent write operations or any other spurious events from occurring during a power-up sequence, this device includes a Power-on Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the VCC level crosses the internal voltage threshold (VPOR) that brings the device out of Reset and into Standby mode. The system designer must ensure the instructions are not sent to the device until the VCC supply has reached a stable value greater than or equal to the minimum VCC level.



#### Figure 9: Power on and Power down

If an event occurs in the system where the VCC level supplied to the device drops below the maximum  $V_{POR}$  level specified, it is recommended that a full power cycle sequence be performed by first driving the VCC pin to GND, waiting at least the minimum  $t_{POFF}$  time and then performing a new power-up sequence in compliance with the requirements defined in this section.



## **AC Characteristics**

Symbol	Parameter <sup>(1)</sup>	1.7V		2.5V-5.0V		Units
Зупроі	Farameter	Min	Max	Min	Max	Units
f <sub>SCL</sub>	Clock Frequency, SCL		400		1000	kHz
T <sub>LOW</sub>	Clock Pulse Width Low	1.3		0.4		μs
T <sub>HIGH</sub>	Clock Pulse Width High	0.6		0.4		μs
Τ <sub>ι</sub>	Noise suppression time		50		50	ns
T <sub>AA</sub>	Clock Low to Data Out Valid	0.2	0.9	0.2	0.55	μs
T <sub>BUF</sub>	Time the bus must be free before a new transmission can start	1.3		0.5		μs
T <sub>HD.STA</sub>	Start Hold Time	0.6		0.25		μs
T <sub>SU.STA</sub>	Start Set-up Time	0.6		0.25		μs
T <sub>HD.DAT</sub>	Data In Hold Time	0		0		μs
T <sub>SU.DAT</sub>	Data In Set-up Time	100		100		ns
T <sub>R</sub>	Inputs Rise Time		0.3		0.3	μs
$T_F$	Inputs Fall Time		300		100	ns
T <sub>SU.STO</sub>	Stop Setup Time	0.6		0.25		μs
T <sub>DH</sub>	Data Out Hold Time	50		50		ns
t <sub>PWR,R</sub>	Vcc slew rate at power up	0.1	50	0.1	50	V/ms
tpup	JP Time required after VCC is stable before the device can accept 100 10 commands		100		μs	
t <sub>POFF</sub>	Minimum time at Vcc=0V between power cycles			500		ms
T <sub>WR</sub>	Write Cycle Time		5		5	ms
Endurance	25℃, Page Mode,3.3V		1,00	0,000		Write Cycles

Notes :

1. This Parameter is expected by characterization but is not fully screened by test.

2. AC Measurement conditions:

 $R_L$  (Connects to Vcc):  $1.3K\Omega$ 

Input Pulse Voltages: 0.3Vcc to 0.7Vcc

Input and output timing reference Voltages: 0.5Vcc



#### **DC Characteristics**


Symbol	Parameter <sup>(1)</sup>	Test Condition	Min	Тур	Max	Units
V <sub>CC1</sub>	Power supply $V_{CC}$		1.7		5.5	V
Icc	Supply Current	V <sub>CC</sub> @5.0V, Read = 400kHZ		0.5	1.0	mA
Icc	Supply Current	V <sub>CC</sub> @ 5.0V, Write = 400kHZ		2.0	3.0	mA
I <sub>SB1</sub>	Standby Current	$V_{CC}$ @1.8V, $V_{IN}$ = $V_{CC}$ or $V_{SS}$		<1.0		μA
I <sub>SB2</sub>	Standby Current	$V_{CC}$ @2.5V, $V_{IN}$ = $V_{CC}$ or $V_{SS}$		<1.0		μA
I <sub>SB3</sub>	Standby Current	$V_{CC}$ @5.0V, $V_{IN}$ = $V_{CC}$ or $V_{SS}$		<1.0		
ILI	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$			3.0	μA
I <sub>LO</sub>	Output Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$			3.0	μA
V <sub>IL</sub>	Input Low Level		-0.6		V <sub>CC</sub> *0.3	V
V <sub>IH</sub>	Input High Level		V <sub>CC</sub> *0.7		V <sub>CC</sub> +0.5	V
V <sub>OL1</sub>	Output Low Level	V <sub>CC</sub> @1.7V, I <sub>OL</sub> =0.15 mA			0.2	V
V <sub>OL2</sub>	Output Low Level	$V_{CC}$ @3.0V, $I_{OL}$ = 2.1 mA			0.4	V

Notes: 1. The parameters are expected by characterization but are not fully screened by test.



## **Packaging information**

#### DIP-8







## **Packaging information**

Е

E1

е

L

θ

3.800


5.800

0.400

0°

1.270 (BSC)

#### SOP-8



4.000

6.200

1.270

8°

0.150

0.228

0.016

0°

0.050 (BSC)

0.157

0.244

0.050

8°



# Packaging information


#### TSSOP-8

<u>PIN #1 1</u>				
				A
Symbol	Dimensions	In Millimeters	Dimension	s In Inches
Cymbol	Min	Max	Min	Max
D	2.900	3.100	0.114	0.122
E	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
С	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
A		1.100		0.043
A2	0.800	1.000	0.031	0.039
A1	0.020	0.150	0.001	0.006
	0.65 (BSC)		0.026 (BSC)	
e				
e L	0.500	0.700	0.020	0.028
	0.500	0.700 (TYP)	0.020	




# Packaging information

### MSOP-8




Cumphel	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min	Max	Min	Max	
А	0.820	1.100	0.320	0.043	
A1	0.020	0.150	0.001	0.006	
A2	0.750	0.950	0.030	0.037	
b	0.250	0.380	0.010	0.015	
С	0.090	0.230	0.004	0.009	
D	2.900	3.100	0.114	0.122	
е	0.65 (	0.65 (BSC)		(BSC)	
Е	2.900	3.100	0.114	0.122	
E1	4.750	5.050	0.187	0.199	
L	0.400	0.800	0.016	0.031	
θ	0°	6°	0°	6°	





# **Packaging information**


#### DFN8





## **Packaging information**


#### UDFN8





### **Packaging information**


#### USON3\*2-8





### **Packaging information**


#### SOT23-5





# **Packaging information**

#### **TSOT23-5**





#### Notes

ACE does not assume any responsibility for use as critical components in life support devices or systems without the express written approval of the president and general counsel of ACE Technology Co., LTD. As sued herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and shoes failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ACE Technology Co., LTD. http://www.ace-ele.com/